

Figure 1
General Packet Processing Examples




Figure 2
Optimal Overlap of Dependent Packets




Figure 3
Hardware Enforced Virtual Sequentiity Block Diagram




Figure 4
Hardware Enforced Virtual Sequentiality Mechanism




Figure 5
Read Table and Write Table Detail

Read Table			Write Table				
	Seq.	Addr.		Seq	Addr	Data	Depend
p:	1	A					
q:	2	B					
s:	3	B	r:	2	B	X	3
t:	2	A					
			u:	1	A	X	(-1)

Time Sequences:

1. Packet #1 reads location A
Entry p: created in Read Table
Write Table is searched, no matches found so memory read is performed
2. Packet #2 reads location B
Entry q: created in Read Table
Write Table is searched, no matches found so memory read is performed
3. Packet #2 writes location B
Entry r: created in Write Table
Read Table is searched, no conflicts found
4. Packet #3 reads location B
Entry s: created in Read Table
Write Table is searched, entry r: found, data X forwarded and dependency list updated
5. Packet #2 reads location A
Entry t: created in Read Table
Write Table is searched, no matches found so memory read is performed
6. Packet #1 writes location A
Entry u: created in Write Table
Read Table is searched for newer sequence read, entry t: is found
Conflict is signaled to processor, Packet #2 is restarted
Entry q: and all other sequence 2 entries are deleted
Deletion of entry r: triggers Packet #3 restart signaled

Figure 6
Conflict Detection Processing Examples

